Uyemura, John P.

Chip design for submicron VLSI : CMOS layout and simulation - Australia: Thomson, 2007 - xvi, 411 p.; ill.: 25 cm.

8131501957 (pbk)


Metal oxide semiconductors, Complementary -- Design and construction
Integrated circuits -- Very large scale integration -- Design and construction
Microwind

621.3815 / UYE

Powered by Koha