Formal verification of floating-point hardware design : a mathematical approach (Record no. 29553)

000 -LEADER
fixed length control field nam a22 7a 4500
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 190626b xxu||||| |||| 00| 0 eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9783319955124
Terms of availability (hbk)
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 004.0151
Item number RUS
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Russinoff, David M.
245 ## - TITLE STATEMENT
Title Formal verification of floating-point hardware design : a mathematical approach
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc Switzerland :
Name of publisher, distributor, etc Springer,
Date of publication, distribution, etc 2019
300 ## - PHYSICAL DESCRIPTION
Extent xxiv, 382 p. :
Other physical details ill. ;
Dimensions 24 cm.
365 ## - TRADE PRICE
Price amount 84.99
Price type code EUR
Unit of pricing 00
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc Includes bibliographical references and index.
520 ## - SUMMARY, ETC.
Summary, etc This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit. All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Data Processing
Topical term or geographic name as entry element Information technology
Topical term or geographic name as entry element Machine theory
Topical term or geographic name as entry element Computer architecture
Topical term or geographic name as entry element Systems analysis &​ design
Topical term or geographic name as entry element Circuits &​ components
Topical term or geographic name as entry element Software engineering
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme
Item type Books
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Permanent location Current location Date acquired Source of acquisition Cost, normal purchase price Full call number Barcode Date last seen Koha item type
          DAIICT DAIICT 2019-06-26 Baroda Book Corporation 6926.69 004.0151 RUS 032010 2019-06-26 Books

Powered by Koha