Verilog Styles for Synthesis of Digital Systems
By: Smith, David R.
Material type:
BookPublisher: New Jersey: Prentice Hall, 2000Description: 314 p.; Illus. Index: 24 cm.ISBN: 9780201618600 .Subject(s): Computer Hardware Description Language | Computer-Aided Design | Digital Systems | Simulation | VerilogDDC classification: 621.392
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.392 SMI (Browse shelf) | Available | 002744 |
Browsing DAIICT Shelves Close shelf browser
| 621.392 SJO VHDL for designers | 621.392 SKA VHDL for programmable logic | 621.392 SKA VHDL for programmable logic | 621.392 SMI Verilog Styles for Synthesis of Digital Systems | 621.392 SPE SystemVerilog for verification : a guide to learning the testbench language features | 621.392 STO Inside the machine : an illustrated introduction to microprocessors and computer architecture | 621.392 SUT SystemVerilog for design |
There are no comments for this item.