Finite state machines in hardware : theory and design (with VHDL and SystemVerilog)
By: Pedroni, Volnei A.
Material type:
BookPublisher: Cambridge: MIT Press, 2013Description: x, 337 p.; ill.: 24 cm.ISBN: 9780262019668 .Subject(s): Computer systems -- Mathematical models | Sequential machine theory -- Data processing | SystemVerilog (Computer hardware description language) | VHDL (Computer hardware description language)DDC classification: 621.392
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.392 PED (Browse shelf) | Available | 030379 |
Browsing DAIICT Shelves Close shelf browser
| No cover image available | ||||||||
| 621.392 PAD Design through Verilog HDL | 621.392 PAL Design verification with E | 621.392 PED Digital electronics and design with VHDL | 621.392 PED Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) | 621.392 PER VHDL : programming by example | 621.392 PER VHDL : programming by example | 621.392 RAV Introduction to computers and communications |
There are no comments for this item.