Low power methodology manual for system-on-chip design
By: Keating, Michael.
Material type:
BookPublisher: New York: Springer, 2007Description: xvi, 300 p.; ill.: 25 cm.ISBN: 9780387718187 .Subject(s): Computer hardware description languages -- Congresses | Low voltage integrated circuits | Systems on a chip -- CongressesDDC classification: 621.395
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.395 KEA (Browse shelf) | Available | 017746 |
Browsing DAIICT Shelves Close shelf browser
| 621.395 KAT Contemporary logic design | 621.395 KAT Contemporary logic design | 621.395 KAT Contemporary logic design | 621.395 KEA Low power methodology manual for system-on-chip design | 621.395 KEA Reuse Methodology Manual | 621.395 KER Transient-induced latchup in CMOS integrated circuits | 621.395 KHA Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |
There are no comments for this item.