Timing Optimization Through Clock Skew Scheduling
By: Kourtev, Ivan S.
Contributor(s): Friedman, Eby G.
Material type:
BookPublisher: Boston: Kluwer Academic Publishers, 2000Description: 194 p.; Illus. Index: 24 cm.ISBN: 9780792377962 .Subject(s): Timing Circuits, Design and Construction | Very Large Scale Integration, Design and Construction | Integrated Circuits | Signal Processing | VLSI SystemDDC classification: 621.395
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.395 KOU (Browse shelf) | Available | 002074 |
Browsing DAIICT Shelves Close shelf browser
| 621.395 KER Transient-induced latchup in CMOS integrated circuits | 621.395 KHA Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics | 621.395 KIL Advanced FPGA design : architecture implementation and optimization | 621.395 KOU Timing Optimization Through Clock Skew Scheduling | 621.395 KUO Low-voltage CMOS VLSI circuits | 621.395 KUO CMOS VLSI engineering : silicon-on-insulator (SOI) | 621.395 LEE Introduction to place and route design in VLSIs |
There are no comments for this item.