Logic Synthesis and Verification Algorithms
By: Hachtel, Gary D.
Contributor(s): Somenzi, Fabio.
Material type:
BookPublisher: London: Kluwer Academic Publishers, 1996Description: 564 p.; Illus. Index: 25 cm.ISBN: 9780792397465 .Subject(s): Data Processing | Integrated Circuits | Logic Design Data Processing | Verification Algorithms | Very Large Scale Integration DesignDDC classification: 621.395
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.395 HAC (Browse shelf) | Available | 003018 |
Browsing DAIICT Shelves Close shelf browser
| No cover image available | ||||||||
| 621.395 GRE Introduction to CMOS OP-AMPs and comparators | 621.395 GUR Electronic hobby circuits | 621.395 HAC Logic synthesis and verification algorithms | 621.395 HAC Logic Synthesis and Verification Algorithms | 621.395 HAM Rapid prototyping of digital systems : a tutorial approach | 621.395 HAM Rapid prototyping of digital systems | 621.395 HAM Rapid prototyping of digital systems : a tutorial approach |
There are no comments for this item.