Normal view MARC view ISBD view

Logic synthesis and verification algorithms

By: Hachtel, Gary D.
Contributor(s): Somenzi, Fabio.
Material type: materialTypeLabelBookPublisher: New York: Springer, 2006Description: xxiii, 562 p.; ill: 24 cm.ISBN: 0387310045 .Subject(s): Computer-aided design | Integrated circuits -- Verification | Integrated circuits -- Very large scale integration -- Design -- Data processing | Integrated circuits Design Use of Computers | Logic design -- Data processingDDC classification: 621.395
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Call number Status Date due Barcode
Books 621.395 HAC (Browse shelf) Available 013910

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha