Log in
Koha online
Library
Title
Author
Subject
ISBN
Series
Call number
Go
Advanced search
Course reserves
Authority search
Tag cloud
×
Log in to your account
Login:
Password:
Forgot your password?
Home
›
Details for: Designing digital computer systems with verilog
Normal view
MARC view
ISBD view
Designing digital computer systems with verilog
By:
Sapatnekar, Sachin S
.
Contributor(s):
Lilja, David J
.
Material type:
Book
Publisher:
Cambridge:
Cambridge University Press,
2005
Description:
ix, 160 p.; : 25 cm
.
ISBN:
052182866X .
Subject(s):
Electronic digital computers -- Design and construction
|
Verilog (Computer hardware description language)
DDC classification:
621.392
Tags from this library:
No tags from this library for this title.
Log in to add tags.
Holdings ( 1 )
Comments ( 0 )
Item type
Current location
Call number
Status
Date due
Barcode
Books
621.392 LIL (
Browse shelf
)
Available
012819
Browsing DAIICT Shelves
Close shelf browser
Previous
Next
621.392 LAM
Hardware design verification : simulation and formal method-based approaches
621.392 LEE
Verilog quickstart : a practical guide to simulation and synthesis in verilog
621.392 LEE
Verilog quickstart : a practical guide to simulation and synthesis in verilog
621.392 LIL
Designing digital computer systems with verilog
621.392 MEN
Asynchronous circuit design for VLSI signal processing.
621.392 MIN
Hardware verification with SystemVerilog : an object-oriented framework
621.392 MIT
Principles of Verilog PLI
There are no comments for this item.
Log in to your account
to post a comment.
Print
Save record
BIBTEX
Dublin Core
MARC (non-Unicode/MARC-8)
MARCXML
RIS
MARC (Unicode/UTF-8)
More searches
Search for this title in:
Other Libraries (WorldCat)
Other Databases (Google Scholar)
Online Stores (Bookfinder.com)
Open Library (openlibrary.org)
×
Exporting to Dublin Core...
Simple DC-RDF
OAI-DC
SRW-DC
Powered by
Koha
There are no comments for this item.