Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics
By: Khatri, Sunil P.
Contributor(s): Brayton, Robert K | Sangiovanni-Vincentelli, Alberto.
Material type:
BookPublisher: London: Kluwer Academic Publishers, 2001Description: 112 p.; Illus. Index.: 24 cm.ISBN: 079237407X .Subject(s): Crosstalk -- Prevention | Design and Construction | Integrated Circuits | Very Large Scale Integration | VLSI Process TechnologyDDC classification: 621.395
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.395 KHA (Browse shelf) | Available | 002107 |
Browsing DAIICT Shelves Close shelf browser
| 621.395 KEA Low power methodology manual for system-on-chip design | 621.395 KEA Reuse Methodology Manual | 621.395 KER Transient-induced latchup in CMOS integrated circuits | 621.395 KHA Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics | 621.395 KIL Advanced FPGA design : architecture implementation and optimization | 621.395 KOU Timing Optimization Through Clock Skew Scheduling | 621.395 KUO Low-voltage CMOS VLSI circuits |
There are no comments for this item.