Normal view MARC view ISBD view

A VHDL synthesis primer

By: Bhasker, J.
Publisher: 2011 B.S.Publications, HyderabadEdition: 2nd ed.Description: xvii, 296 p. ; ill., 25 cm.ISBN: 9788178000145.Subject(s): Computer-aided design | System design Data processing | VHDL | Software Development | Systems Analysis | Language Basics | Mapping Statements | Model Optimizations | Modeling HardwareDDC classification: 621.392 Summary: Here is the latest book from the Bell Labs VHDL expert. This is a primer for anyone learning circuit synthesis using VDHDL, an IEEE standard design and simulation language. A VHDL Synthesis Primer starts by explaining synthesis basics, then shows details of how each VHDL construct gets translated into hardware. Modeling guidelines are provided to help improve synthesis results.
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Call number Status Date due Barcode
Books 621.392 BHA (Browse shelf) Available 034603

Includes bibliographical references and index.

Here is the latest book from the Bell Labs VHDL expert. This is a primer for anyone learning circuit synthesis using VDHDL, an IEEE standard design and simulation language. A VHDL Synthesis Primer starts by explaining synthesis basics, then shows details of how each VHDL construct gets translated into hardware. Modeling guidelines are provided to help improve synthesis results.

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha