Writing testbenches : functional verification of HDL models
By: Bergeron, Janick.
Material type:
BookPublisher: Boston: Kluwer Academic, 2003Edition: 2nd ed.Description: xxx, 475 p.; ill., index: 24 cm.ISBN: 1402074018 .Subject(s): Computer hardware description languages | Integrated circuits -- VerificationDDC classification: 621.3815
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.3815 BER (Browse shelf) | Available | 008676 |
Browsing DAIICT Shelves Close shelf browser
| 621.3815 BEL Art and science of microelectronic circuit design | 621.3815 BEN Power semiconductor devices : theory and applications | 621.3815 BER Handshake circuits : an asynchronous architecture for VLSI programming | 621.3815 BER Writing testbenches : functional verification of HDL models | 621.3815 BER Integrated circuit projects | 621.3815 BER Writing Testbenches | 621.3815 BHA Static timing analysis for nanometer designs : a practical approach |
There are no comments for this item.