Log in
Koha online
Library
Title
Author
Subject
ISBN
Series
Call number
Go
Advanced search
Course reserves
Authority search
Tag cloud
×
Log in to your account
Login:
Password:
Forgot your password?
Home
›
Details for: Hardware design verification : simulation and formal method-based approaches
Normal view
MARC view
ISBD view
Hardware design verification : simulation and formal method-based approaches
By:
Lam, William K
.
Material type:
Book
Publisher:
New Jersey:
Prentice Hall,
2005
Description:
xxv, 585 p.; : 25 cm
.
ISBN:
0131433474 .
Subject(s):
Integrated circuits -- Verification
DDC classification:
621.392
Tags from this library:
No tags from this library for this title.
Log in to add tags.
Holdings ( 1 )
Comments ( 0 )
Item type
Current location
Call number
Status
Date due
Barcode
Books
621.392 LAM (
Browse shelf
)
Checked out
16/12/2024
013004
Browsing DAIICT Shelves
Close shelf browser
Previous
Next
621.392 GRE
Introduction to evolvable hardware : a practical guide for designing self-adaptive systems
621.392 KRO
Introduction to Formal Hardware Verification
621.392 KUN
Designer's guide to verilog AMS
621.392 LAM
Hardware design verification : simulation and formal method-based approaches
621.392 LEE
Verilog quickstart : a practical guide to simulation and synthesis in verilog
621.392 LEE
Verilog quickstart : a practical guide to simulation and synthesis in verilog
621.392 LIL
Designing digital computer systems with verilog
There are no comments for this item.
Log in to your account
to post a comment.
Place hold
Print
Save record
BIBTEX
Dublin Core
MARC (non-Unicode/MARC-8)
MARCXML
RIS
MARC (Unicode/UTF-8)
More searches
Search for this title in:
Other Libraries (WorldCat)
Other Databases (Google Scholar)
Online Stores (Bookfinder.com)
Open Library (openlibrary.org)
×
Exporting to Dublin Core...
Simple DC-RDF
OAI-DC
SRW-DC
Powered by
Koha
There are no comments for this item.