Log in
Koha online
Library
Title
Author
Subject
ISBN
Series
Call number
Go
Advanced search
Course reserves
Authority search
Tag cloud
×
Log in to your account
Login:
Password:
Forgot your password?
Home
›
Details for: Chip design for submicron VLSI : CMOS layout and simulation
Normal view
MARC view
ISBD view
Chip design for submicron VLSI : CMOS layout and simulation
By:
Uyemura, John P
.
Material type:
Book
Publisher:
Australia:
Thomson,
2007
Description:
xvi, 411 p.; ill.: 25 cm
.
ISBN:
8131501957 .
Subject(s):
Metal oxide semiconductors, Complementary -- Design and construction
|
Integrated circuits -- Very large scale integration -- Design and construction
|
Microwind
DDC classification:
621.3815
Tags from this library:
No tags from this library for this title.
Log in to add tags.
Holdings ( 2 )
Comments ( 0 )
Item type
Current location
Call number
Status
Date due
Barcode
CD-DVDs
621.3815 UYE (
Browse shelf
)
Available
C01321
Books
621.3815 UYE (
Browse shelf
)
Available
016547
Browsing DAIICT Shelves
Close shelf browser
Previous
No cover image available
Next
621.3815 TOO
Electronic circuits : fundamentals and applications
621.3815 TOU
Analogue IC design : the current-mode approach
621.3815 TRI
Design of prominent floating point multiplier using single electron transistor operating at room temperature
621.3815 UYE
Chip design for submicron VLSI : CMOS layout and simulation
621.3815 UYE
Chip design for submicron VLSI : CMOS layout and simulation
621.3815 VAS
Thermal and power management of integrated circuits
621.3815 VAS
ESD design for analog circuits
There are no comments for this item.
Log in to your account
to post a comment.
Print
Save record
BIBTEX
Dublin Core
MARC (non-Unicode/MARC-8)
MARCXML
RIS
MARC (Unicode/UTF-8)
More searches
Search for this title in:
Other Libraries (WorldCat)
Other Databases (Google Scholar)
Online Stores (Bookfinder.com)
Open Library (openlibrary.org)
×
Exporting to Dublin Core...
Simple DC-RDF
OAI-DC
SRW-DC
Powered by
Koha
There are no comments for this item.