000 | 00546nam a2200193Ia 4500 | ||
---|---|---|---|
999 |
_c14263 _d14263 |
||
008 | 161214s9999 xx 000 0 und d | ||
020 |
_a9780321156303 _cpbk |
||
082 |
_a004.22 _bBUD |
||
100 | _aBudruk, Ravi | ||
245 | 0 | _aPCI express system architecture | |
260 |
_aBoston: _bAddison-Wesley, _c2003 |
||
300 |
_a1049 p.; _bIllus. Index.: _c23 cm. |
||
365 |
_aINR _b3366.52 |
||
520 | _aPCI Express is the third-generation Peripheral Component Inter-connect technology for a wide range of systems and peripheral devices. Incorporating recent advances in high-speed, point-to-point interconnects, PCI Express provides significantly higher performance, reliability, and enhanced capabilities--at a lower cost--than the previous PCI and PCI-X standards. Therefore, anyone working on next-generation PC systems, BIOS and device driver development, and peripheral device design will need to have a thorough understanding of PCI Express. PCI Express System Architecture provides an in-depth description and comprehensive reference to the PCI Express standard. The book contains information needed for design, verification, and test, as well as background information essential for writing low-level BIOS and device drivers.In addition, it offers valuable insight into the technology's evolution and cutting-edge features. Following an overview of the PCI Express architecture, the book moves on to cover transaction protocols, the physical/electrical layer, power management, configuration, and more. Specific topics covered include: *Split transaction protocol *Packet format and definition, including use of each field *ACK/NAK protocol *Traffic Class and Virtual Channel applications and use *Flow control initialization and operation *Error checking mechanisms and reporting options *Switch design issues *Advanced Power Management mechanisms and use *Active State Link power management *Hot Plug design and operation *Message transactions *Physical layer functions *Electrical signaling characteristics and issues *PCI Express enumeration procedures *Configuration register definitions Thoughtfully organized, featuring a plethora of illustrations, and comprehensive in scope, PCI Express System Architecture is an essential resource for anyone working with this important technology | ||
650 | _aArchitecture computer | ||
650 | _aPredecessor Buses | ||
650 | _aData Link Layer | ||
650 | _aPower Management | ||
650 | _aQuality of Service | ||
650 | _aVirtual Channels | ||
650 | _aTraffic Classes | ||
650 | _aI/O Bus Architecture | ||
650 | _aComputer architecture | ||
650 | _aLTSSM | ||
650 | _aPower Management | ||
650 | _aPower Budgeting | ||
650 | _aLink Initialization | ||
650 | _aMicrocomputers | ||
650 | _aACK/NAK Protocol | ||
650 | _aPacket Based Transaction | ||
650 | _aTransaction Routing | ||
650 | _aProtocol | ||
700 | _aAnderson, Don | ||
700 | _aShanley, Tom | ||
942 |
_2ddc _cBK |