Sutherland, Ivan
Logical effort: Designing fast CMOS circuits
- San Francisco: Morgan Kaufmann, 1999
- 239 p.; ill., index: 23 cm.
1558605576 (pbk)
Delay faults(Semiconductors)
Logic design
Metal oxid semiconductors-complementary -- design and construction
621.38152 / SUT