| 000 -LEADER |
|---|
| fixed length control field |
a |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
240319b xxu||||| |||| 00| 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9783030576813 |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
005.133 |
| Item number |
SON |
| 100 ## - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Soni, Deepraj |
| 245 ## - TITLE STATEMENT |
|---|
| Title |
Hardware architectures for post-quantum digital signature schemes |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) |
|---|
| Name of publisher, distributor, etc |
Springer, |
| Date of publication, distribution, etc |
2021 |
| Place of publication, distribution, etc |
Cham : |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
xxii, 170 p. ; |
| Other physical details |
ill., |
| Dimensions |
25 cm. |
| 365 ## - TRADE PRICE |
|---|
| Price amount |
99.99 |
| Price type code |
€ |
| Unit of pricing |
93.50 |
| 504 ## - BIBLIOGRAPHY, ETC. NOTE |
|---|
| Bibliography, etc |
Includes bibliographical references and index. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc |
This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based; Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms; Enables designers to build hardware implementations that are resilient to a variety of side-channels. |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Computer algorithms |
|
|---|
| Topical term or geographic name as entry element |
Quantum computing |
|
|---|
| Topical term or geographic name as entry element |
Area overhead |
|
|---|
| Topical term or geographic name as entry element |
Baseline implementation |
|
|---|
| Topical term or geographic name as entry element |
Dynamic memory allocation |
|
|---|
| Topical term or geographic name as entry element |
Hash function |
|
|---|
| Topical term or geographic name as entry element |
Loop unrolling |
|
|---|
| Topical term or geographic name as entry element |
Secret key |
|
|---|
| Topical term or geographic name as entry element |
Signature verification |
|
|---|
| Topical term or geographic name as entry element |
Unrolling and loop |
| 700 ## - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Basu, Kanad |
|
|---|
| Personal name |
Nabeel, Mohammed |
|
|---|
| Personal name |
Aaraj, Najwa |
|
|---|
| Personal name |
Manzano, Marc |
|
|---|
| Personal name |
Karri, Ramesh |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Item type |
Books |