Normal view MARC view ISBD view

gm/ID design methodology, a sizing tool for low-voltage analog CMOS circuits : the semi-empirical and compact model approaches

By: Jespers, Paul G.
Material type: materialTypeLabelBookSeries: Analog circuits and signal processing.Publisher: Dordrecht: Springer, 2010Description: xvi, 171 p.; ill.: 24 cm.ISBN: 9780387471006 .Subject(s): Metal oxide semiconductors, Complementary -- Design and construction | Linear integrated circuits -- Design and construction | Low voltage integrated circuits -- Design and constructionDDC classification: 621.3815
Tags from this library: No tags from this library for this title. Log in to add tags.
Item type Current location Call number Status Date due Barcode
Books 621.3815 JES (Browse shelf) Available 025584

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha