Logic synthesis and verification algorithms
By: Hachtel, Gary D.
Contributor(s): Somenzi, Fabio.
Material type:
BookPublisher: New York: Springer, 2006Description: xxiii, 562 p.; ill: 24 cm.ISBN: 0387310045 .Subject(s): Computer-aided design | Integrated circuits -- Verification | Integrated circuits -- Very large scale integration -- Design -- Data processing | Integrated circuits Design Use of Computers | Logic design -- Data processingDDC classification: 621.395
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.395 HAC (Browse shelf) | Available | 013910 |
Browsing DAIICT Shelves Close shelf browser
| No cover image available | ||||||||
| 621.395 GOP Introduction to digital microelectronic circuits | 621.395 GRE Introduction to CMOS OP-AMPs and comparators | 621.395 GUR Electronic hobby circuits | 621.395 HAC Logic synthesis and verification algorithms | 621.395 HAC Logic Synthesis and Verification Algorithms | 621.395 HAM Rapid prototyping of digital systems : a tutorial approach | 621.395 HAM Rapid prototyping of digital systems |
There are no comments for this item.