Logical effort: Designing fast CMOS circuits
By: Sutherland, Ivan.
Contributor(s): Harris, David | Sproull, Bob.
Material type:
BookPublisher: San Francisco: Morgan Kaufmann, 1999Description: 239 p.; ill., index: 23 cm.ISBN: 1558605576 .Subject(s): Delay faults(Semiconductors) | Logic design | Metal oxid semiconductors-complementary -- design and constructionDDC classification: 621.38152
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
| Books | 621.38152 SUT (Browse shelf) | Available | 006696 |
Browsing DAIICT Shelves Close shelf browser
| 621.38152 SIN Semiconductor devices : basic principles | 621.38152 STR Solid state electronic devices | 621.38152 STR Priori wire length estimates for digital design | 621.38152 SUT Logical effort: Designing fast CMOS circuits | 621.38152 SZE Modern semiconductor device physics | 621.38152 SZE High speed semiconductor devices | 621.38152 TAK Wide bandgap semiconductors : fundamental properties and modern photonic and electronic devices |
There are no comments for this item.